Abstract: In this article, we offer a solution to reduce the layout of digital standard cells on Fin Field-Effect Transistors for open-source Process Design Kit “ASAP7” due to the use of promising ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results