The integration target is the Edu4Chip SoC platform. Both ASIC (GF 22 nm FDX) and FPGA prototyping targets are maintained. Create or pick a GitLab issue first. Create a branch for that issue. Open a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results